Assessing Defect Coverage of Memory Testing Algorithms
نویسندگان
چکیده
This paper describes the defect coverage evaluation of memory testing algorithms. Realistic CMOS defects were extracted from a 2 2 SRAM layout using an IFA tool, and circuit simulations were performed to measure the defect coverages of the eleven memory testing algo-
منابع مشابه
Using simulation for assessing the real impact of test coverage on defect coverage
& Conclusions-The use of test coverage measures (e.g., block coverage) to control the software test process has become an increasingly common practice. This is justified by the assumption that higher test coverage helps achieve higher defect coverage and therefore improves software quality. In practice, data often shows that defect coverage and test coverage grow over time, as additional testin...
متن کاملLow Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملOptimizing Cost Function in Imperialist Competitive Algorithm for Path Coverage Problem in Software Testing
Search-based optimization methods have been used for software engineering activities such as software testing. In the field of software testing, search-based test data generation refers to application of meta-heuristic optimization methods to generate test data that cover the code space of a program. Automatic test data generation that can cover all the paths of software is known as a major cha...
متن کاملChildren's Working Memory Measurement Model: Testing of Hich and Baddeley Model, Baddeley and Cowan Model
The aim of the present study was to investigate Children's Working Memory Measurement Model: Testing Theories’ Hich and Baddeley, Baddeley and Cowan. The research design was correlational. The population included all primary school students in Tehran in 1400. Participants were 150 students aged 7 to 10 years who were selected by convenience sampling method. They all responded to the Comprehensi...
متن کاملAssessing SRAM test coverage for sub-micron CMOS technologies
This paper proposes a realistic memory fault probability model which predicts the probabilities of memory fault classes for a given process technology. Physical defects in the memory array are classified into five functional fault classes, which are stuck-at, stuck-open, transition, coupling, and data retention faults. Finally, the memory fault coverages of the known memory test algorithms are ...
متن کامل